Skip to content
GitLab
Explore
Sign in
Parnian Mokri
verilog and systemverilog
Repository
Branches
Overview
Active
Stale
All
Stale branches
main
default
protected
64c267db
·
full_adder.v, inverter.v, inverter_tb.sv
·
Jun 18, 2024