Skip to content
GitLab
Projects
Groups
Topics
Snippets
/
Help
Help
Support
Community forum
Keyboard shortcuts
?
Submit feedback
Sign in
Toggle navigation
Menu
Parnian Mokri
verilog and systemverilog
Repository
Branches
You need to sign in or sign up before continuing.
Overview
Active
Stale
All
main
default
protected
64c267db
·
full_adder.v, inverter.v, inverter_tb.sv
·
Jun 18, 2024
Select Archive Format
Download source code
zip
tar.gz
tar.bz2
tar